View CPC7593ZDTR_4510495.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CPC7593
Line Card Access Switch
Features
* * * * * * * * * * * * * * * * * * * * * * * * TTL logic level inputs for 3.3V logic interfaces Smart logic for power up / hot plug state control Improved switch dv/dt immunity of 500 V/s Small 20-pin or 28-pin SOIC or 28-pin DFN package DFN version provides 65% PCB area reduction over 4th generation EMRs Monolithic IC reliability Low, matched, RON Eliminates the need for zero-cross switching Flexible switch timing for transition from ringing mode to talk mode. Clean, bounce-free switching SLIC tertiary protection via integrated current limiting, voltage clamping and thermal shutdown 5 V operation with power consumption < 10.5 mW Intelligent battery monitor Logic-level inputs, no external drive circuitry required Standard voice linecards Integrated Voice and Data (IVD) linecards Central office (CO) Digital Loop Carrier (DLC) PBX Systems Digitally Added Main Line (DAML) Hybrid Fiber Coax (HFC) Fiber in the Loop (FITL) Pair Gain System Channel Banks
Description
The CPC7593 is a member of Clare's next generation Line Card Access Switch (LCAS) family. This monolithic 10-pole line card access switch is available in a 20 or 28 pin SOIC or a 28 pin DFN package. It provides the necessary functions to replace three 2-Form-C electromechanical relays on analog line cards or combined voice and data line cards found in central office, access, and PBX equipment. The device contains solid state switches for tip and ring line break, ringing injection and test access. The CPC7593 requires only a +5 V supply and provides stable start up conditioning during system power up and for hot plug insertion applications. Once active, the inputs respond to traditional TTL logic levels enabling the CPC7593 to be used with 3.3V only logic.
Ordering Information
CPC7593 part numbers are specified as shown here: B - 28-pin SOIC delivered 29/Tube, 1000/Reel M - 28-pin DFN delivered 33/Tube, 1000/Reel Z - 20-pin SOIC delivered 40/Tube, 1000/Reel
Applications
CPC7593 x x xx
TR - Add for Tape & Reel Version A - With Protection SCR B - Without Protection SCR C - With Protection SCR and with Extra Logic State D - Without Protection SCR and with Extra Logic State
Figure 1. CPC7593 Block Diagram
TTESTin (TCHANTEST) TTESTout (TDROPTEST) 10 8 TRINGING SW7 Tip
Secondary Protection
Pb
+5 Vdc 5 12 VDD
RoHS
2002/95/EC
e3
TLINE
7
X X SW5 X SW3 X
CPC7593 X SW9
6 TBAT
SW1 SLIC SW2
Ring
RLINE 22
X
X SW6 X SW4
X SW10 X
SCR Trip Circuit
VREF
Switch Control Logic
SW8 RTESTout (RDROPTEST) 19 20 RRINGING
300 (min.)
L A T C H
23 RBAT 17 16 15 18
INTESTin INRINGING INTESTout LATCH
24
1 FGND
28 VBAT
14 13 DGND
TSD
VBAT RTESTin (RCHANTEST)
RINGING
NOTE 1: Pin assignments are for the 28 pin package. NOTE 2: Block diagram shown with the optional protection SCR.
DS-CPC7593 - R04
www.clare.com
1
CPC7593
1. Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.1 Package Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.2 Pinout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.3 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.4 ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.5 General Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.6 Switch Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.6.1 Break Switches, SW1 and SW2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.6.2 Ringing Return Switch, SW3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.6.3 Ringing Switch, SW4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.6.4 TESTout Switches, SW5 and SW6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 1.6.5 Ringing Test Return Switch, SW7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.6.6 Ringing Test Switch, SW8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 1.6.7 TESTin Switches, SW9 and SW10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1.7 Digital I/O Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 1.8 Voltage and Power Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.9 Protection Circuitry Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.10 Truth Tables. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.10.1 Truth Table for CPC7593xA and CPC7593xB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.10.2 Truth Table for CPC7593xC and CPC7593xD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.2 Under Voltage Switch Lock Out Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.2.2 Hot Plug and Power Up Circuit Design Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.3 Switch Logic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.3.1 Start-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.3.2 Switch Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.3.3 Make-Before-Break Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2.3.4 Make-Before-Break Operation Logic Table (Ringing to Talk Transition) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.3.5 Break-Before-Make Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.3.6 Break-Before-Make Operation Logic Table (Ringing to Talk Transition) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.3.7 Alternate Break-Before-Make Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.3.8 Alternate Break-Before-Make Operation Logic Table (Ringing to Talk Transition). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2.4 Data Latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2.5 TSD Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2.6 Ringing Switch Zero-Cross Current Turn Off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.7 Power Supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.8 Battery Voltage Monitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.9 Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.9.1 Diode Bridge/SCR. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.9.2 Current Limiting function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2.10 Thermal Shutdown. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2.11 External Protection Elements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3. Manufacturing Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.1 Mechanical Dimensions and PCB Land Patterns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.1.1 CPC7593Z . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.1.2 CPC7593B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.1.3 CPC7593M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 3.2 Tape and Reel Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.2.1 CPC7593Z: 20-Pin SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.2.2 CPC7593B: 28-Pin SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.2.3 CPC7593M: 28-Pin DFN. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.3 Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 3.3.1 Moisture Reflow Sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 3.3.2 Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 3.4 Washing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2
www.clare.com
R04
CPC7593
1. Specifications
1.1 Package Pinout 1.2 Pinout
CPC7593B & CPC7593M
FGND 1 NC 2 NC 3 NC 4 TTESTin 5 TBAT 6 TLINE 7 TRINGING 8 NC 9 TTESTout 10 NC 11 VDD 12 TSD 13 28 VBAT 27 NC 26 NC 25 NC 24 RTESTin 23 RBAT 22 RLINE 21 NC 20 RRINGING 19 RTESTout 18 LATCH 17 IN TESTin 16 INRINGING 15 INTESTout
20 28 Pin Pin 1 1 2 3 4 2 3 4 5 6 7 8 9 5 6 7 8 9 10 11 12 13
Name FGND NC NC NC TTESTin TBAT TLINE NC NC VDD TSD DGND Fault ground No connection No connection No connection
Description
Tip lead of the TESTin bus Tip lead of the SLIC Tip lead of the line side Not connected No connection +5 V supply Temperature shutdown pin Digital ground
TRINGING Ringing generator return TTESTout Tip lead of the TESTout bus
10 14
11 15 INTESTout Logic control input 12 16 INRINGING Logic control input 13 17 14 18 INTESTin Logic control input LATCH Data latch enable control input RTESTout Ring lead of the TESTout bus NC RLINE RBAT RTESTin NC NC NC VBAT No connection Ring lead of the line side Ring lead of the SLIC Ring lead of the TESTin bus No connection No connection No connection Battery supply
DGND 14
CPC7593Z
FGND 1 TTESTin 2 TBAT 3 TLINE 4 20 VBAT 19 RTESTin 18 RBAT 17 RLINE 16 RRINGING 15 RTESTout 14 LATCH 13 INTESTin 12 INRINGING 11 INTESTout
15 19 21 17 22 18 23 19 24 25 26 27 20 28
16 20 RRINGING Ringing generator source
TRINGING 5
TTESTout 6
NC 7 VDD 8 TSD 9 DGND 10
R04
www.clare.com
3
CPC7593
1.3 Absolute Maximum Ratings Parameter +5 V power supply (VDD) Battery Supply DGND to FGND separation Logic input voltage Logic input to switch output isolation Switch open-contact isolation (SW1, SW2, SW3, SW5, SW6, SW7, SW9, SW10) Switch open-contact isolation (SW4) Switch open-contact isolation (SW8) Operating relative humidity Operating temperature Storage temperature Minimum Maximum -0.3 -5 -0.3 7 -85 +5 VDD +0.3 320 Unit V V V V V Specifications cover the operating temperature range TA = -40C to +85C. Also, unless otherwise specified all testing is performed with VDD = +5Vdc, logic low input voltage is 0Vdc and logic high input voltage is +5Vdc.
-
320
V
5 -40 -40
465 250 95 +110 +150
V V % C C
Absolute maximum electrical ratings are at 25C
Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.
1.4 ESD Rating ESD Rating (Human Body Model) 1000 V 1.5 General Conditions Unless otherwise specified, minimum and maximum values are production testing requirements. Typical values are characteristic of the device at 25C and are the result of engineering evaluations. They are provided for informational purposes only and are not part of the manufacturing testing requirements.
4
www.clare.com
R04
CPC7593
1.6 Switch Specifications 1.6.1 Break Switches, SW1 and SW2 Parameter Test Conditions VSW1 (differential) = TLINE to TBAT VSW2 (differential) = RLINE to RBAT All-Off state. +25 C, VSW (differential) = -320 V to gnd VSW (differential) = +260 V to -60 V +85 C, VSW (differential) = -330 V to gnd VSW (differential) = +270 V to -60 V -40 C, VSW (differential) = -310 V to gnd VSW (differential) = +250 V to -60 V ISW(on) = 10 mA, 40 mA, RBAT and TBAT = -2 V On Resistance +25 C +85 C -40 C On Resistance Matching Per SW1 & SW2 On Resistance test conditions. VSW (on) = 10 V DC current limit +25 C +85 C -40 C Dynamic current limit (t 0.5 s) Break switches on, all other switches off. Apply 1 kV 10x1000 s pulse with appropriate protection in place. Logic inputs = GND Logic input to switch output isolation +25 C, VSW (TLINE, RLINE) = 320 V +85 C, VSW (TLINE, RLINE) = 330 V -40 C, VSW (TLINE, RLINE) = 310 V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A ISW ISW 80 225 150 400 2.5 425 A mA RON RON 14.5 20.5 10.5 0.15 28 0.8 ISW 0.1 Symbol Minimum Typical Maximum Unit
Off-State Leakage Current
0.3
1
A
0.1
-
500
-
V/s
R04
www.clare.com
5
CPC7593
1.6.2 Ringing Return Switch, SW3 Parameter Test Conditions VSW3 (differential) = TLINE to TRINGING All-Off state. +25 C, VSW (differential) = -320 V to gnd VSW (differential) = +260 V to -60 V +85 C, VSW (differential) = -330 V to gnd VSW (differential) = +270 V to -60 V -40 C, VSW (differential) = -310 V to gnd VSW (differential) = +250 V to -60 V ISW(on) = 0 mA, 10 mA On Resistance +25 C +85 C -40 C VSW (on) = 10 V DC current limit +25 C +85 C -40 C Dynamic current limit (t 0.5 s) Ringing switches on, all other switches off. Apply 1 kV 10x1000 s pulse with appropriate protection in place. Logic inputs = GND Logic input to switch output isolation +25 C, VSW (TRINGING, TLINE) = 320V +85 C, VSW (TRINGING, TLINE) = 330V -40 C, VSW (TRINGING, TLINE) = 310 V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A ISW ISW 70 120 85 210 2.5 A mA RON 60 85 45 110 ISW 0.1 Symbol Minimum Typical Maximum Unit
Off-State Leakage Current
0.3
1
A
0.1
500
-
V/s
6
www.clare.com
R04
CPC7593
1.6.3 Ringing Switch, SW4 Parameter Test Conditions VSW4 (differential) = RLINE to RRINGING All-Off state. +25 C VSW (differential) = -255 V to +210 V VSW (differential) = +255 V to -210 V +85 C VSW (differential) = -270 V to +210 V VSW (differential) = +270 V to -210 V -40 C VSW (differential) = -245 V to +210 V VSW (differential) = +245 V to -210 V On Resistance On Voltage On-State Leakage Current Steady-State Current* Surge Current* Release Current ISW (on) = 70 mA, 80 mA ISW (on) = 1 mA Inputs set for ringing -Measure ringing generator current to ground. Inputs set for ringing mode. Ringing switches on, all other switches off. Apply 1 kV 10x1000 s pulse with appropriate protection in place. SW4 transition from on to off. Logic inputs = GND Logic input to switch output isolation +25 C, VSW (RRINGING, RLINE) = 320V +85 C, VSW (RRINGING, RLINE) = 330V -40 C, VSW (RRINGING, RLINE) = 310V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A RON VON IRINGING ISW ISW IRINGING ISW 0.05 Symbol Minimum Typical Maximum Unit
Off-State Leakage Current
0.1
1
A
0.05 10 1.5 0.1 450 15 3 0.25 150 2 V mA mA A A
500
-
V/s
*Secondary protection and current limiting must prevent exceeding this parameter.
R04
www.clare.com
7
CPC7593
1.6.4 TESTout Switches, SW5 and SW6 Parameter Test Conditions VSW5 (differential) = TLINE to TTESTOUT VSW6 (differential) = RLINE to RTESTOUT All-Off state. +25 C, VSW (differential) = -320 V to gnd VSW (differential) = +260 V to -60 V +85 C VSW (differential) = -330 V to gnd VSW (differential) = +260 V to -60 V -40 C VSW (differential) = -310 V to gnd VSW (differential) = +250 V to -60 V ISW (on) = 10 mA, 40 mA On Resistance +25 C +85 C -40 C VSW (on) = 10V DC current limit +25 C +85 C -40 C Dynamic current limit (t 0.5 s) Test out switches on, all other switches off. Apply 1 kV, 10x1000 s pulse with appropriate protection in place. VSW5 (TTESTout, TLINE) VSW6 (RTESTout, RLINE) Logic inputs = GND +25 C, VSW = 320 V +85 C, VSW = 330 V -40 C, VSW = 310 V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A ISW ISW 80 140 100 210 2.5 250 A mA RON 35 50 26 70 ISW 0.1 Symbol Minimum Typical Maximum Unit
Off-State Leakage Current
0.3
1
A
0.1
Logic input to switch output isolation
500
-
V/s
8
www.clare.com
R04
CPC7593
1.6.5 Ringing Test Return Switch, SW7 Parameter Test Conditions VSW7 (differential) = TTESTin to TRINGING All-Off state. +25 C, VSW (differential) = -320 V to gnd VSW (differential) = +260 to -60 V +85 C, VSW (differential) = -330 V to gnd VSW (differential) = +270 V to -60 V -40 C, VSW (differential) = -310 V to gnd VSW (differential) = +250 V to -60 V ISW (on) = 10 mA, 40 mA On Resistance +25 C +85 C -40 C VSW (on) = 10V DC current limit +25 C +85 C -40 C Logic inputs = GND Logic input to switch output isolation +25C, VSW(TRINGING, TTESTin)=320V +85C, VSW (TRINGING, TTESTin)=330V -40C, VSW (TRINGING, TTESTin)=310V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A ISW 60 120 80 210 mA RON 60 85 45 100 ISW 0.1 Symbol Minimum Typical Maximum Unit
Off-State Leakage Current
0.3
1
A
0.1
500
-
V/s
R04
www.clare.com
9
CPC7593
1.6.6 Ringing Test Switch, SW8 Parameter Test Conditions VSW8 (differential) = RTESTin to RRINGING All-Off state. Off-State Leakage current +25 C, VSW (differential) = -60 V to +175 V +85 C, VSW (differential) = -60 V to +175 V -40 C, VSW (differential) = -60 V to +175 V On Resistance On Voltage Steady-State Current* Surge Current* Release Current ISW(ON) = 70 mA, 80 mA ISW(ON) = 1 mA Inputs set for ringing test mode. Inputs set for ringing test mode. SW4 transition from on to off. Logic inputs = GND Logic input to switch output isolation +25C, VSW (RRINGING, RTESTin)=320V +85C, VSW (RRINGING, RTESTin)=330V -40C, VSW (RRINGING, RTESTin)=310V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A RON VON ISW ISW ISW ISW 0.05 0.1 0.05 35 0.75 450 1.5 100 1 V mA A A 1 A Symbol Minimum Typical Maximum Unit
500
-
V/s
*Protection and current limiting must prevent exceeding this parameter.
10
www.clare.com
R04
CPC7593
1.6.7 TESTin Switches, SW9 and SW10 Parameter Test Conditions VSW9 (differential) = TTESTin to TBAT VSW10 (differential) = RTESTin to RBAT All-Off state. +25 C, VSW (differential) = -320 V to gnd VSW (differential) = +260 V to -60 V +85 C, VSW (differential) = -330 V to gnd VSW (differential) =+270 V to -60 V -40 C, VSW (differential) = -310 V to gnd VSW (differential) = +250 V to -60 V ISW (on) = 10 mA On Resistance +25 C +85 C -40 C VSW (on) = 10 V DC current limit +25 C +85 C -40 C Logic inputs = GND Logic input to switch output isolation +25C, VSW (TTESTin, RTESTin)=320V +85C, VSW (TTESTin, RTESTin)=330V -40C, VSW (TTESTin, RTESTin)=310V dv/dt sensitivity 100VPP Square Wave, 100Hz (Not production tested - limits are guaranteed by design and quality control sampling audits.) ISW 0.1 0.3 0.1 1 A ISW 80 160 110 210 250 mA RON 35 50 26 70 ISW 0.1 Symbol Minimum Typical Maximum Unit
Off-state leakage current
0.3
1
A
0.1
500
-
V/s
R04
www.clare.com
11
CPC7593
1.7 Digital I/O Electrical Specifications Parameter Input Characteristics Input voltage, Logic low Input voltage, Logic high Input voltage falling Input voltage rising VIL VIH IIH 0.8 1.1 1.7 0.1 2.0 1 V Test Conditions Symbol Minimum Typical Maximum Unit
Input leakage current, INRINGING, INTESTin, VDD = 5.5 V, VBAT = -75 V, VIH = 2.4V and INTESTout Logic high Input leakage current, INRINGING, INTESTin, VDD = 5.5 V, VBAT = -75 V, VIL = 0.4V and INTESTout Logic low Input leakage current, LATCH Logic high LATCH Pull-up Minimum Load Input leakage current, LATCH Logic low Input leakage current, TSD Logic high Input leakage current, TSD Logic low Output Characteristics Output voltage, TSD Logic high Output voltage, TSD Logic low VDD = 5.5 V, VBAT = -75 V, ITSD = 10A VDD = 5.5 V, VBAT = -75 V, ITSD = 1mA VDD = 4.5 V, VBAT = -75 V, VIH = 2.4V VDD = 4.5 V, VBAT = -75 V, IIN = -10 A Latch input transitions to logic high. VDD = 5.5 V, VBAT = -75 V, VIL = 0.4V VDD = 5.5 V, VBAT = -75 V, VIH = VDD VDD = 5.5 V, VBAT = -75 V, VIL = 0.4V
A
IIL IIH Logic = High IIL IIH IIL
-
0.1
1
A A
7 True 10 10
19
-
47 16 16
125 30 30
A A A
VTSD_off VTSD_on
2.4 -
VDD 0
0.4
V V
12
www.clare.com
R04
CPC7593
1.8 Voltage and Power Specifications Parameter Voltage Requirements VDD VBAT1
1
Test Conditions -
Symbol VDD VBAT
Minimum 4.5 -19
Typical 5.0 -48
Maximum 5.5 -72
Unit V V
VBAT is used only for internal protection circuitry. If VBAT rises above-10 V, the device will enter the all-off state and will remain in the all-off state until the battery drops below -15 V
Power Specifications VDD = 5 V, VBAT = -48 V, VIH = 2.4V, VIL = 0.4V, Measure IDD and IBAT, Talk and All-Off States All other states P P IDD IDD IBAT 4.7 5.2 0.9 1.0 4 10.5 10.5 2.0 mA 2.0 10 A mW mW
Power consumption
VDD current in talk and VDD = 5 V, VBAT = -48 V, VIH = 2.4V, all-off states VDD current in all other VIL = 0.4V states V = 5V, VBAT = -48 V, VIH = 2.4V, VBAT current in any state DD VIL = 0.4V
1.9 Protection Circuitry Electrical Specifications Parameter Conditions Symbol Minimum Typical Maximum Unit Protection Diode Bridge Forward Voltage drop, Apply dc current limit of break continuous current switches (50/60 Hz) Forward Voltage drop, Apply dynamic current limit of break surge current switches Protection SCR (CPC7593xA and CPC7593xC) Surge current Trigger current: SCR activates, +25 C Current into VBAT pin. SCR activates, +85 C SCR remains active, +25 C Hold current: Current through protection SCR SCR remains active, +85 C Gate trigger voltage IGATE = ITRIGGER
VF VF ITRIG IHOLD VTBAT or VRBAT IVBAT VTBAT or VRBAT TTSD_on TTSD_off
110 VBAT -4 -
2.8 5 150 80 220 145 -3 -5 125 -
3.5 V * VBAT -2 1.0 A mA mA V A V
Reverse leakage current VBAT = -48 V 0.5 A, t = 0.5 s On-state voltage 2.0 A, t = 0.5 s Temperature Shutdown Specifications Shutdown activation Not production tested - limits are temperature guaranteed by design and Quality Shutdown circuit Control sampling audits. hysteresis
*Passes GR1089 and ITU-T K.20 with appropriate secondary protection in place. V BAT must be capable of sourcing ITRIGGER for the internal SCR to activate.
110 10
150 25
C C
R04
www.clare.com
13
CPC7593
1.10 Truth Tables 1.10.1 Truth Table for CPC7593xA and CPC7593xB State Talk TESTout TESTin Simultaneous TESTin and TESTout Ringing Ringing Generator Test Latched All-Off
1
INRINGING 0 0 0 0 1 1 X 1 1 X
INTESTin 0 0 1 1 0 1 X 0 1 X
INTESTout 0 1 0 1 0 0 X 1 1 X
Latch
TSD
TESTin Switches Off Off On
Break Switches On Off Off Off Off Off
Ringing Test Switches Off Off Off Off Off On
Ringing Switches Off Off Off Off On Off
TESTout Switches Off On Off On Off Off
0 Z1
On Off Off
1 0 0 X 0
Unchanged Unchanged Unchanged Unchanged Unchanged Off Off Off Off Off Off Off Off Off Off Off Off Off Off Off
Z = High Impedance. The TSD pin has an internal pull-up resistor, and must be allowed to float for normal thermal shutdown operation. It should be controlled with an open-collector or an open-drain device.
1.10.2 Truth Table for CPC7593xC and CPC7593xD State Talk TESTout TESTin Simultaneous TESTin and TESTout Ringing Ringing Generator Test Simultaneous TESTout and Ringing Generator Test Latched All-Off INRINGING 0 0 0 0 1 1 INTESTin 0 0 1 1 0 1 INTESTout 0 1 0 1 0 0 Latch TSD TESTin Switches Off Off On On Off Z1 Off Break Switches On Off Off Off Off Off Ringing Test Switches Off Off Off Off Off On Ringing Switches Off Off Off Off On Off TESTout Switches Off On Off On Off Off
0
1
1
1
Off
Off
On
Off
On
X 1 X
X 0 X
X 1 X
1 0 X 0
Unchanged Unchanged Unchanged Unchanged Unchanged Off Off Off Off Off Off Off Off Off Off
1 Z = High Impedance. The TSD pin has an internal pull-up resistor, and must be allowed to float for normal thermal shutdown operation. It should be controlled with an open-collector or an open-drain device.
14
www.clare.com
R04
CPC7593
2. Functional Description
2.1 Introduction The CPC7593 has the following states: * Talk. Loop break switches SW1 and SW2 closed, all other switches open. * Ringing. Ringing switches SW3 and SW4 closed, all other switches open. * TESTout. Testout switches SW5 and SW6 closed, all other switches open. * Ringing generator test. SW7 and SW8 closed, all other switches open. * TESTin. Testin switches SW9 and SW10 closed, all other switches open. * Simultaneous TESTin and TESTout. SW9, SW10, SW5, and SW6 closed, all other switches open. * Simultaneous TESTout and Ringing generator test. SW5, SW6, SW7, and SW8 closed, all other switches open (only on the xC and xD versions). * All-Off. All switches open. See "Truth Tables" on page 14 for more information. The CPC7593 offers break-before-make and make-before-break switching from the ringing state to the talk state with simple TTL level logic input control. Solid-state switch construction means no impulse noise is generated when switching during ringing cadence or ring trip, eliminating the need for external zero-cross switching circuitry. State-control is via TTL logic-level input so no additional driver circuitry is required. The linear line break switches SW1 and SW2 have exceptionally low RON and excellent matching characteristics. The ringing switch, SW4, has a minimum open contact breakdown voltage of 465 V at +25C, sufficiently high with proper protection to prevent breakdown in the presence of a transient fault condition (i.e., passing the transient on to the ringing generator). Integrated into the CPC7593 is an over-voltage clamping circuit, active current limiting, and a thermal shutdown mechanism to provide protection to the SLIC during a fault condition. Positive and negative lightning surge currents are reduced by the current limiting circuitry and hazardous potentials are diverted away from the SLIC via the protection diode bridge or the optional integrated protection SCR. Power-cross potentials are also reduced by the current limiting and thermal shutdown circuits. To protect the CPC7593 from an overvoltage fault condition, the use of a secondary protector is required. The secondary protector must limit the voltage seen at the TLINE and RLINE terminals to a level below the maximum breakdown voltage of the switches. To minimize the stress on the solid-state contacts, use of a foldback or crowbar type secondary protector is highly recommended. With proper selection of the secondary protector, a line card using the CPC7593 will meet all relevant ITU, LSSGR, TIA/EIA and IEC protection requirements. The CPC7593 operates from a single +5 V supply only. This gives the device extremely low idle and active power consumption with virtually any range of battery voltage. The battery voltage used by the CPC7593 has a two fold function. For protection purposes it is used as a fault condition current source for the internal integrated protection circuitry. Secondly, it is used as a reference so that in the event of battery voltage loss, the CPC7593 will enter the all-off state. 2.2 Under Voltage Switch Lock Out Circuitry 2.2.1 Introduction Smart logic in the CPC7593 now provides for switch state control during both power up and power loss transitions. An internal detector is used to evaluate the VDD supply to determine when to de-assert the under voltage switch lock out circuitry with a rising VDD and when to assert the under voltage switch lock out circuitry with a falling VDD. Any time unsatisfactory low VDD conditions exist, the lock out circuit overrides user switch control by blocking the information at the external input pins and conditioning internal switch commands to the all-off state. Upon restoration of VDD, the switches will remain in the all-off state until the LATCH input is pulled low. The rising VDD switch lock-out release threshold is internally set to ensure all internal logic is properly biased and functional before accepting external switch commands from the inputs to control the switch states. For a falling VDD event, the lock-out threshold is set to assure proper logic and switch behavior up to the moment the switches are forced off and external inputs are suppressed.
R04
www.clare.com
15
CPC7593
To facilitate hot plug insertion and system power up state control, the LATCH pin has an integrated weak pull up resistor to the VDD power rail that will hold a non-driven LATCH pin at a logic high state. This enables board designers to use the CPC7593 with FPGAs and other devices that provide high impedance outputs during power up and logic configuration. The weak pull up allows a fan out of up to 32 when the system's LATCH control driver has a logic low minimum sink capability of 4mA. 2.2.2 Hot Plug and Power Up Circuit Design Considerations There are six possible start up scenarios that can occur during power up. They are: 1. 2. 3. 4. 5. 6. All inputs defined at power up & LATCH = 0 All inputs defined at power up & LATCH = 1 All inputs defined at power up & LATCH = Z All inputs not defined at power up & LATCH = 0 All inputs not defined at power up & LATCH = 1 All inputs not defined at power up & LATCH = Z 2.3 Switch Logic 2.3.1 Start-up The CPC7593 uses smart logic to monitor the VDD supply. Any time the VDD is below an internally set threshold, the smart logic places the control logic to the all-off state. An internal pullup on the LATCH pin locks the CPC7593 in the all-off state following start-up until the LATCH pin is pulled down to a logic low. Prior to the assertion of a logic low at the LATCH pin, the switch control inputs must be properly conditioned. 2.3.2 Switch Timing The CPC7593 provides, when switching from the ringing state to the talk state, the ability to control the release timing of the ringing switches SW3 and SW4 relative to the state of the break switches SW1 and SW2 using simple TTL logic-level inputs. The two available techniques are referred to as make-before-break and break-before-make operation. When the switch contacts of SW1 and SW2 are closed (made) before the ringing switch contacts of SW3 and SW4 are opened (broken), this is referred to as make-before-break operation. Break-before-make operation occurs when the ringing contacts of SW3 and SW4 are opened (broken) before the switch contacts of SW1 and SW2 are closed (made). With the CPC7593, make-before-break and break-before-make operations can easily be accomplished by applying the proper sequence of logic-level inputs to the device. The logic sequences for either mode of operation are given in "Make-Before-Break Operation Logic Table (Ringing to Talk Transition)" on page 17, "Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 17 and "Alternate Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 18. Logic states and explanations are shown in "Truth Tables" on page 14. 2.3.3 Make-Before-Break Operation To use make-before-break operation, change the logic inputs from the ringing state directly to the talk state. Application of the talk state opens the ringing return switch, SW3, as the break switches SW1 and SW2 close. The ringing switch, SW4, remains closed until the next zero-crossing of the ringing current. While in the make-before-break state, ringing potentials in excess of the CPC7593 protection circuitry thresholds will be diverted away from the SLIC.
Under all of the start up situations listed above the CPC7593 will hold all of it's switches in the all-off state during power up. When VDD requirements have been satisfied the LCAS will complete it's start up procedure in one of three conditions. For start up scenario 1 the CPC7593 will transition from the all-off state to the state defined by the inputs when VDD is valid. For start up scenarios 2, 3, 5, and 6 the CPC7593 will power up in the all-off state and remain there until the LATCH pin is pulled low. This allows for an indefinite all-off state for boards inserted into a powered system but are not configured for service or boards that need to wait for other devices to be configured first. Start up scenario 4 will start up with all switches in the all-off state but upon the acceptance of a valid VDD the LCAS will revert to any one of the legitimate states listed in the truth tables and there after may randomly change states based on input pin leakage currents and loading. Because the LCAS state after power up can not be predicted with this start up condition it should never be utilized. On designs that do not wish to individually control the LATCH pins of multi-port cards it is possible to bus many (or all) of the LATCH pins together to create a single board level input enable control.
16
www.clare.com
R04
CPC7593
2.3.4 Make-Before-Break Operation Logic Table (Ringing to Talk Transition) Ringing Ringing Return Break Test Switch Switches Switch Switches (SW4) (SW3)
Off On On Off
State
INRINGING INTESTin INTESTout
1 0 0
Latch
TSD
Timing
Ringing
SW4 waiting for next zero-current crossing to turn off. Maximum time is one-half of the ringing cycle. In this transition state, current that is limited to the break switch dc current limit value will be sourced from the ring node of the SLIC. Zero-cross current has occurred
MakeBeforeBreak
0
0
0
0
Z
On
Off
On
Off
Talk
0
0
0
On
Off
Off
Off
2.3.5 Break-Before-Make Operation Break-before-make operation of the CPC7593 can be achieved using two different techniques. The first method uses manipulation of the (INRINGING, INTESTin, INTESTout) logic inputs as shown in "Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 17. 1. At the end of the ringing state apply the all-off state (1,0,1). This releases the ringing return switch (SW3) while the ringing switch remains on waiting for the next zero current event.
2. Hold the all-off state for at least one-half of a ringing cycle to assure that a zero crossing event occurs and that the ringing switch (SW4) has opened. 3. Apply inputs for the next desired state. For the talk state, the inputs would be (0,0,0). Break-before-make operation occurs when the ringing switch opens before the break switches SW1 and SW2 close.
2.3.6 Break-Before-Make Operation Logic Table (Ringing to Talk Transition) Ringing Ringing Return Break Test Switch Switches Switch Switches (SW4) (SW3)
Off Off On Off On On Off Off
State
INRINGING INTESTin INTESTout
1 1 0 0 0 1
Latch
TSD
Timing
Ringing All-off * BreakBeforeMake * Talk
Hold this state for at least one-half of ringing cycle. SW4 waiting for zero current to turn off. Zero current has occurred. SW4 has opened Break switches close.
0 1 0 0 0 1 0
Z
Off On
Off Off
Off Off
Off Off
* For the CPC7593xA/B versions the input pattern (1,1,1) may also be used for the all-off state.
2.3.7 Alternate Break-Before-Make Operation The second break-before-make method is also available for use with all versions of the CPC7593. As shown in "Truth Table for CPC7593xA and CPC7593xB" on page 14 and "Truth Table for CPC7593xC and CPC7593xD"
R04
on page 14, the bi-directional TSD interface disables all of the CPC7593 switches when pulled to a logic low. Although logically disabled, an active (closed) ringing switch (SW4) will remain closed until the next current zero crossing event.
17
www.clare.com
CPC7593
As shown in the table "Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 17, this operation is similar to the one shown in "Alternate Break-Before-Make Operation Logic Table (Ringing to Talk Transition)" on page 18, except in the method used to select the all-off state and when the INRINGING, INTESTin and INTESTout inputs are reconfigured for the talk state. 1. Pull TSD to a logic low to end the ringing state. This opens the ringing return switch (SW3) and prevents any other switches from closing. 2. Keep TSD low for at least one-half the duration of the ringing cycle period to allow sufficient time for a zero crossing current event to occur and for the circuit to enter the break before make state. 3. During the TSD low period, set the INRINGING, INTESTin and INTESTout inputs to the talk state (0,0,0). 4. Release TSD allowing the internal pull-up to activate the break switches. When using TSD as an input, the two recommended states are "0" which over rides logic input pins and forces an all-off state and "Z" which allows switch control via the logic input pins. This requires the use of an open-collector or open-drain type buffer.
2.3.8 Alternate Break-Before-Make Operation Logic Table (Ringing to Talk Transition) Ringing Ringing Return Break Test Switch Switches Switch Switches (SW4) (SW3) Off Off On Off On On Off Off
State
INRINGING INTESTin INTESTout 1 1 0 0 0 1
Latch
TSD Z
Timing
Ringing All-off BreakBeforeMake Talk
0
Hold this state for at least one-half of ringing cycle. SW4 waiting for zero current to turn off. Zero current has occurred. SW4 has opened
X 0 0 0 0 0 0 0
0
Off On
Off Off
Off Off
Off Off
Z
Break switches close.
2.4 Data Latch The CPC7593 has an integrated transparent data latch. The latch enable operation is controlled by TTL logic input levels at the LATCH pin. Data input to the latch are via the input pins, while the output of the data latch are internal nodes used for state control. When the LATCH enable control pin is at logic 0 the data latch is transparent and the input data control signals flow directly through the latch to the state control circuitry. A change in input will be reflected by a change in switch state. Whenever the LATCH enable control pin is at logic 1, the latch is active and data is locked. Subsequent input changes will not result in a change to the control logic or affect the existing switch state.
Switches will remain in the state they were in when the LATCH pin changes from logic 0 to logic 1 and will not respond to changes in input as long as the latch is at logic 1. However, neither the TSD input nor the TSD output control functions are affected by the latch function. Internal thermal shutdown control and external "All-off" control via TSD is not affected by the state of the LATCH enable input. 2.5 TSD Pin Description The TSD pin is a bi-directional I/O structure with an internal pull up sourced from VDD. As an output, this pin indicates the status of the thermal shutdown circuitry. Typically, during normal operation, this pin will be pulled up to VDD but under fault conditions that create excess thermal loading the CPC7593 will enter thermal shutdown and a logic low will be output.
18
www.clare.com
R04
CPC7593
As an input, the TSD pin can be utilized to place the CPC7593 into the "All-Off" state by simply pulling the input low via an open-collector type buffer. Using a standard output with an active logic high drive capability will sink the pull-up current resulting in unnecessary power consumption. Use of a standard output buffer with an active high drive capability will not disable the thermal shutdown mechanism. The ability to enter thermal shutdown during a fault condition is independent of the connection at the TSD input. The CPC7593's internal pull up has a nominal value of 16A. 2.6 Ringing Switch Zero-Cross Current Turn Off After the application of a logic input to turn SW4 off, the ringing switch is designed to delay the change in state until the next zero-crossing. Once on, the switch requires a zero-current cross to turn off, and therefore should not be used to switch a pure DC signal. The switch will remain in the on state no matter the logic input until the next zero crossing. These switching characteristics will reduce and possibly eliminate overall system impulse noise normally associated with ringing switches. See Clare application note AN-144, Impulse Noise Benefits of Line Card Access Switches for more information. The attributes of ringing switch SW4 may make it possible to eliminate the need for a zero-cross switching scheme. A minimum impedance of 300 in series with the ringing generator is recommended. 2.7 Power Supplies Both a +5 V supply and battery voltage are connected to the CPC7593. Switch state control is powered exclusively by the +5 V supply. As a result, the CPC7593 exhibits extremely low power consumption during active and idle states. Although battery power is not used for switch control, it is required to supply trigger current for the integrated internal protection circuitry SCR during fault conditions. This integrated SCR is designed to activate whenever the voltage at TBAT or RBAT drops 2 to 4 V below the applied voltage on the VBAT pin. Because the battery supply at this pin is required to source trigger current during negative overvoltage fault conditions at tip and ring, it is important that the net supplying this current be a low impedance path for high speed transients such as lightning. This will permit trigger currents to flow enabling the SCR to activate and thereby prevent a fault induced negative overvoltage event at the TBAT or RBAT nodes. 2.8 Battery Voltage Monitor The CPC7593 also uses the VBAT pin to monitor battery voltage. If the system battery voltage is lost, the CPC7593 immediately enters the all-off state. It remains in this state until the system battery voltage is restored. The device also enters the all-off state if the battery voltage rises more positive than about -10 V and remains in the all-off state until the battery voltage drops below -15 V. This battery monitor feature draws a small current from the battery (less than 1 A typical) and will add slightly to the device's overall power dissipation. This monitor function performs properly if the CPC7593 and SLIC share a common battery supply origin. Otherwise, if battery is lost to the CPC7593 but not to the SLIC, then the VBAT pin will be internally biased by the potential applied at the TBAT or RBAT pins via the internal protection circuitry SCR trigger current path. 2.9 Protection 2.9.1 Diode Bridge/SCR The CPC7593 uses a combination of current limited break switches, a diode bridge/SCR clamping circuit, and a thermal shutdown mechanism to protect the SLIC device or other associated circuitry from damage during line transient events such as lightning. During a positive transient condition, the fault current is conducted through the diode bridge to ground via FGND. Voltage is clamped to a diode drop above ground. During a negative transient of 2-4 volts more negative than the voltage source at VBAT, the SCR conducts and faults are shunted to FGND via the SCR or the diode bridge. In order for the SCR to crowbar or foldback, the SCR's on-voltage (see "Protection Circuitry Electrical Specifications" on page 13) must be less than the applied voltage at the VBAT pin. If the VBAT voltage is less negative than the SCR on-voltage, or if the VBAT supply is unable to source the trigger current, the SCR will not crowbar.
R04
www.clare.com
19
CPC7593
For power induction or power-cross fault conditions, the positive cycle of the transient is clamped to a diode drop above ground and the fault current is directed to ground. The negative cycle of the transient will cause the SCR to conduct when the voltage exceeds the VBAT reference voltage by two to four volts, steering the fault current to ground. Note: Neither the CPC7593xB or the CPC7593xD contains the protection SCR but instead uses a diode bridge to clamp both polarities of a fault transient. These diodes direct the negative potential's fault current to the VBAT pin. 2.9.2 Current Limiting function If a lightning strike transient occurs when the device is in the talk state, the current is passed along the line to the integrated protection circuitry and restricted by the dynamic current limit response of the active switches. During the talk state when a 1000V 10x1000 S pulse (GR-1089-CORE lightning) is applied to the line though a properly clamped external protector, the current seen at TLINE or RLINE will be a pulse with a typical magnitude of 2.5 A and a duration of less than 0.5 s. If a power-cross fault occurs with the device in the talk state, the current is passed though the break switches SW1 and SW2 on to the integrated protection circuit but is limited by the dynamic DC current limit response of the two break switches. The DC current limit specified over temperature is between 80mA and 425mA, and the circuitry has a negative temperature coefficient. As a result, if the device is subjected to extended heating due to a power cross fault condition, the measured current into TLINE or RLINE will decrease as the device temperature increases. If the device temperature rises sufficiently, the temperature shutdown mechanism will activate and the device will enter the all-off state. 2.10 Thermal Shutdown The thermal shutdown mechanism will activate when the device die temperature reaches a minimum of 110 C, placing the device in the all-off state regardless of INRINGING, INTESTin and INTESTout logic inputs. During thermal shutdown events the TSD pin will output a logic low with a nominal 0 V level. A logic high is output from the TSD pin during normal operation with a typical output level equal to VDD. If presented with a short duration transient such as a lightning event, the thermal shutdown feature will typically not activate. But in an extended power-cross event, the device temperature will rise and the thermal shutdown mechanism will activate forcing the switches to the all-off state. At this point the current measured into TLINE or RLINE will drop to zero. Once the device enters thermal shutdown it will remain in the all-off state until the temperature of the die drops below the deactivation level of the thermal shutdown circuit. This permits the device to return to normal operation. If the transient has not passed, current will again flow up to the value allowed by the dynamic DC current limiting of the switches and heating will resume, reactivating the thermal shutdown mechanism. This cycle of entering and exiting the thermal shutdown mode will continue as long as the fault condition persists. If the magnitude of the fault condition is great enough, the external secondary protector will activate shunting the fault current to ground. The thermal shutdown mechanism of the CPC7593 cannot be disabled by forcing a logic 1 to TSD. Therefore, only an open-collector or open-drain type interface should be used to control the TSD pin's input function. 2.11 External Protection Elements The CPC7593 requires only over voltage secondary protection on the loop side of the device. The integrated protection feature described above negates the need for additional external protection on the SLIC side. The secondary protector must limit voltage transients to levels that do not exceed the breakdown voltage or input-output isolation barrier of the CPC7593. A foldback or crowbar type protector is recommended to minimize stresses on the CPC7593. Consult Clare's application note, AN-100, "Designing Surge and Power Fault Protection Circuits for Solid State Subscriber Line Interfaces" for equations related to the specifications of external secondary protectors, fused resistors and PTCs.
20
www.clare.com
R04
CPC7593
3. Manufacturing Information
3.1 Mechanical Dimensions and PCB Land Patterns
3.1.1 CPC7593Z
20-Lead SOIC Package
12.60 / 13.00 (0.496 / 0.512) 0.23 / 0.32 (0.009 / 0.013)
Recommended PCB Land Pattern
0.40 / 1.27 (0.016 / 0.050) 7.40 / 7.60 (0.291 / 0.299) 10.00 / 10.65 (0.394 / 0.419) 9.30 (0.366) 2.05 (0.081)
Pin 1
0.25 / 0.75 x 45 (0.010 / 0.029 x 45) 0.508 / 0.762 (0.020 / 0.030) 2.35 / 2.65 (0.093 / 0.104) 0 - 8 1.27 (0.05) 0.60 (0.024)
1.27 TYP (0.050 TYP)
0.33 / 0.51 (0.013/ 0.020)
0.10 / 0.30 (0.004 / 0.012)
Dimensions mm MIN / mm MAX (inches MIN / inches MAX)
3.1.2 CPC7593B
28-Lead SOIC Package
0.2311 / 0.3175 (0.0091 / 0.0125) 17.983 / 18.085 (0.708 / 0.712)
Recommended PCB Land Pattern
7.391 / 7.595 (0.291 / 0.299)
10.109 / 10.516 (0.398 / 0.414)
0.508 / 1.016 (0.020 / 0.040) 9.50 (0.374)
1.80 (0.071)
Pin 1
0.254 / 0.737 x 45 (0.010 / 0.029 x 45) 2.438 / 2.642 (0.096 / 0.104) 2.235 / 2.438 (0.088 / 0.096) 1.27 (0.05) 0.60 (0.024)
1.27 TYP (0.050 TYP)
0.366 / 0.467 (0.014/ 0.018)
0.660 0.102 (0.026 0.004)
Dimensions mm MIN / mm MAX (inches MIN / inches MAX)
R04
www.clare.com
21
CPC7593
3.1.3 CPC7593M
28-Lead DFN Package
11.0 (0.433) 0.33 +0.07,-0.05 (0.013 +0.003, -0.002) 0.75 (0.030)
Recommended PCB Land Pattern
Pin 1
7.0 (0.276)
5.00.05 (0.1970.002)
6.70 (0.264)
1.05 (0.045)
0.550.10 (0.0220.004) 0.900.10 (0.036 0.004) 0.20 (0.008) Seating Plane 0.02 +0.03, -0.02 (0.001 +0.0012, -0.001)
7.50.05 (0.2960.002)
Bottom side metallic pad
Pin 1
0.75 (0.03)
0.35 (0.016)
Dimensions mm (inches)
NOTE: As the metallic pad on the bottom of the DFN package is connected to the substrate of the die, Clare recommends that no printed circuit board traces cross this area to avoid potential shorting issues.
22
www.clare.com
R04
CPC7593
3.2 Tape and Reel Specifications
3.2.1 CPC7593Z: 20-Pin SOIC
P=12.00 (0.47) 330.2 DIA. (13.00 DIA) Top Cover Tape Thickness 0.102 MAX (0.004 MAX) B0=13.40 +0.15 (0.53+0.01)
W=24.00+0.3 (0.94+0.01)
Embossed Carrier
K0=3.20 +0.15 (0.13+0.01) Embossment K1=2.60 +0.15 (0.10+0.01)
A0=10.75 +0.15 (0.42+0.01)
Dimensions mm (inches)
3.2.2 CPC7593B: 28-Pin SOIC
330.2 DIA. (13.00 DIA) Top Cover Tape Thickness 0.102 MAX (0.004 MAX) K1=2.60 (0.10) K0=3.20 (0.13)
A0=10.75 (0.42)
B0=18.50 (0.73)
W=24.000.3 (0.940.01)
Embossed Carrier
Embossment
P=12.00 (0.47)
Dimensions mm (inches)
3.2.3 CPC7593M: 28-Pin DFN
330.2 DIA. (13.00 DIA) Top Cover Tape Thickness 0.102 MAX (0.004 MAX) B0=11.35 (0.45)
W=24.00+0.3 (0.94+0.01)
Embossed Carrier K0=1.35 (0.05) Embossment P=12.00 (0.47) A0=7.35 (0.29)
Dimensions mm (inches)
R04
www.clare.com
23
CPC7593
3.3 Soldering 3.3.1 Moisture Reflow Sensitivity Clare has characterized the moisture reflow sensitivity for this product using IPC/JEDEC standard J-STD-020. Moisture uptake from atmospheric humidity occurs by diffusion. During the solder reflow process, in which the component is attached to the PCB, the whole body of the component is exposed to high process temperatures. The combination of moisture uptake and high reflow soldering temperatures may lead to moisture induced delamination and cracking of the component. To prevent this, this component must be handled in accordance with IPC/JEDEC standard J-STD-033 per the labeled moisture sensitivity level (MSL), level 1 for the SOIC package, and level 3 for the DFN package. 3.3.2 Reflow Profile For proper assembly, this component must be processed in accordance with the current revision of IPC/JEDEC standard J-STD-020. Failure to follow the recommended guidelines may cause permanent damage to the device resulting in impaired performance and/or a reduced lifetime expectancy.
3.4 Washing Clare does not recommend ultrasonic cleaning of this part.
Pb
RoHS
2002/95/EC
e3
For additional information please visit www.clare.com
Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses or indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty relating to its products, including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. The products described in this document are not designed, intended, authorized, or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice. Specification: DS-CPC7593-R04 (c) Copyright 2009, Clare, Inc. All rights reserved. Printed in USA. 10/14/09
24
www.clare.com
R04

▲Up To Search▲

Price & Availability of CPC7593ZDTR

	To Download CPC7593ZDTR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .